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CMOS-Compatible SOI MESFETS for Radiation-Hardened 
DC-to-DC Converters
Goddard Space Flight Center, Greenbelt, Maryland
A radiation-tolerant transistor switch
has been developed that can operate be-
tween –196 and +150 °C for DC-to-DC
power conversion applications. A proto-
type buck regulator component was
demonstrated to be performing well
after a total ionizing dose of 300
krad(Si). The prototype buck converters
showed good efficiencies at ultra-high
switching speeds in the range of 1 to 10
MHz. Such high switching frequency will
enable smaller, lighter buck converters
to be developed as part of the next proj-
ect. Switching regulators are widely used
in commercial applications including
portable consumer electronics. 
This work was done by Trevor Thornton of
Arizona State University and William Lep-
kowski and Seth Wilk of SJT Micropower for
Goddard Space Flight Center. Further informa-
tion is contained in a TSP (see page 1). GSC-
16304-1
Silicon Heat Pipe Array
Applications include high-power electronic circuits or components such as microprocessors,
diode lasers, and concentrated solar collectors.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Improved methods of heat dissipation
are required for modern, high-power-
density electronic systems. As increased
functionality is progressively compacted
into decreasing volumes, this need will
be exacerbated. High-performance chip
power is predicted to increase monoton-
ically and rapidly with time. Systems uti-
lizing these chips are currently reliant
upon decades of old cooling technology.
Heat pipes offer a solution to this prob-
lem. Heat pipes are passive, self-contained,
two-phase heat dissipation devices. Heat
conducted into the device through a wick
structure converts the working fluid into a
vapor, which then releases the heat via
condensation after being transported
away from the heat source. Heat pipes
have high thermal conductivities, are inex-
pensive, and have been utilized in previ-
ous space missions. However, the cylindri-
cal geometry of commercial heat pipes is a
poor fit to the planar geometries of micro-
electronic assemblies, the copper that
commercial heat pipes are typically con-
structed of is a poor CTE (coefficient of
thermal expansion) match to the semi-
conductor die utilized in these assemblies,
and the functionality and reliability of heat
pipes in general is strongly dependent on
the orientation of the assembly with re-
spect to the gravity vector. What is needed
is a planar, semiconductor-based heat pipe
array that can be used for cooling of
generic MCM (multichip module) assem-
blies that can also function in all orienta-
tions. Such a structure would not only
have applications in the cooling of space
electronics, but would have commercial
applications as well (e.g. cooling of micro-
processors and high-power laser diodes).
This technology is an improvement
over existing heat pipe designs due to
the finer porosity of the wick, which en-
hances capillary pumping pressure, re-
sulting in greater effective thermal con-
ductivity and performance in any
orientation with respect to the gravity
vector. In addition, it is constructed of
silicon, and thus is better suited for the
cooling of semiconductor devices.
The device consists of two silicon
wafers, one of which has a mechanically
drilled hole for a fill port. Each wafer is
lithographically masked and etched to
define a hermetic seal ring and the
structural support elements. Each wafer
then undergoes a mask-free cryo etch to
define the black Si wick structure (the
etch process developed results in an ≈3×
taller black Si structure than has been
reported elsewhere). The wafers are
then cleaned, thermally oxidized, and
fusion-bonded together. Precision me-
tering is then utilized to fill the device
with the working fluid (e.g. water)
through the fill port, which is then
sealed off.
This device is able to absorb a large
quantity of heat due to the phase change
of the working fluid, and transport the
heat efficiently away from the source
(i.e., it has a large effective thermal con-
ductivity). Due to the small effective
pore radius of the nanotextured surface,
high capillary forces are exerted on the
working fluid and the device is able to
work in any orientation with respect to
the gravity vector. In addition, due to the
all silicon construction, the device is ex-
pansion-matched to the types of high-
power die that would potentially be
mounted to it.
The novel aspects of this assembly in-
clude:
(1) Co-fabrication of the heat pipe struc-
ture and the wick. A black Si wick
structure is utilized so that the hous-
ing of the heat pipe and the wick
structure can be co-fabricated. This
enables stress-free operation of the
device over temperature, as the de-
vice is of homogenous material con-
struction. Adhesion of the wick to the
structure is not an issue, as the wick is
etched from the structure itself, and
is not grown or deposited.
(2) Direct attachment or integration of
heat-generating elements to the heat
pipe. Fabrication of the heat pipe
from Si allows stress-free, expansion-
matched attachment of high-power
semiconductor components or even
the direct integration of such com-
ponents. For example, high-power
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semiconductor lasers could be sol-
der-attached in modular fashion to
the heat pipe, or could be made di-
rectly from the heat pipe structure it-
self for increased thermal efficiency.
Another example would be the fabri-
cation of solar cells for use in con-
centrated solar collectors; co-fabrica-
tion of the heat pipe with the solar
cells from the same silicon wafer
would enable more efficient thermal
management.
This work was done by Karl Y. Yee, Gani B.
Ganapathi, Eric T. Sunada, Youngsam Bae, Jen-
nifer R. Miller, and Daniel F. Berisford of Caltech
for NASA’s Jet Propulsion Laboratory. For more in-
formation, contact iaoffice@jpl.nasa.gov. NPO-
47306
Adaptive Phase Delay Generator
Test facilities that need to synchronize test equipment with rotating machinery 
could make use of this device. 
John H. Glenn Research Center, Cleveland, Ohio
There are several experimental setups
involving rotating machinery that re-
quire some form of synchronization.
The adaptive phase delay generator
(APDG) — the Bencic-1000 — is a flex-
ible instrument that allows the user to
generate pulses synchronized to the ris-
ing edge of a tachometer signal from
any piece of rotating machinery. These
synchronized pulses can vary by the
delay angle, pulse width, number of
pulses per period, number of skipped
pulses, and total number of pulses. Due
to the design of the pulse generator,
any and all of these parameters can be
changed independently, yielding an un-
paralleled level of versatility.
There are two user interfaces to the
APDG. The first is a LabVIEW program
that has the advantage of displaying all of
the pulse parameters and input signal
data within one neatly organized window
on the PC monitor. Furthermore, the
LabVIEW interface plots the rpm of the
two input signal channels in real time.
The second user interface is a handheld
portable device that goes anywhere a
computer is not accessible. It consists of
a liquid-crystal display and keypad, which
enable the user to control the unit by
scrolling through a host of command
menus and parameter listings.
The APDG combines all of the desired
synchronization control into one unit.
The experimenter can adjust the delay,
pulse width, pulse count, number of
skipped pulses, and produce a specified
number of pulses per revolution. Each
of these parameters can be changed in-
dependently, providing an unparalleled
level of versatility when synchronizing
hardware to a host of rotating machin-
ery. The APDG allows experimenters to
set up quickly and generate a host of syn-
chronizing configurations using a sim-
ple user interface, which hopefully leads
to faster results.
The heart of the Bencic-1000 is a re-
configurable pulse-generating state ma-
chine that cycles through three to four
primary states, depending on the mode
of operation. A second state machine
tracks the period of the input signal by
incorporating a latching synchronous
32-bit counter and a microcontroller.
These hardware state machines make
use of high-speed CMOS technology,
primarily from the HC family of parts,
and have no problem operating with the
10-MHz master clock. The microcon-
troller is a 50-MHz 8051 derivative opti-
mized to run at 50 MIPS.
This work was done by Lawrence Greer of
Glenn Research Center. Further information is
contained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed to
NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steven Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleveland,
Ohio 44135. Refer to LEW-18942-1.
 
The construction of the Adaptive Phase Delay Generator allows for inclusion of multi-pulse functions
by adding an expansion board to each channel.
